

FSM-Based Coffee Maker Using FPGA

Santos Benser J
24BEC0276

*B.Tech in Electronics and
Communication Engineering,
Vellore Institute of Technology,
Vellore, India*
santosbenser.j2024@vitstudent.ac.in

Ganapathy M M
24BEC0475

*B.Tech in Electronics and
Communication Engineering,
Vellore Institute of Technology,
Vellore, India*
ganapathy.m2024@vitstudent.ac.in

Jai Kishore D
24BEC0488

*B.Tech in Electronics and
Communication Engineering,
Vellore Institute of Technology,
Vellore, India*
jaikishore.d2024@vitstudent.ac.in

Abstract—This project presents the design and simulation of a digital coffee vending machine that dispenses one of three beverages based on user selection and exact payment input. The system is implemented in Verilog Hardware Description Language (HDL) and modelled as a finite state machine (FSM) to handle sequential operations, including drink selection, payment verification, recipe retrieval, and timed ingredient dispensing.

The beverage recipes — specifying proportions of milk, coffee powder, and froth — are stored in a memory module and retrieved upon successful payment. Ingredient proportions are achieved by controlling nozzle activation time, determined by a clock-driven counter module. Each ingredient nozzle opens for a preset number of clock cycles according to the stored recipe, ensuring accurate dispensing without manual calibration.

Simulation is performed using ModelSim to verify FSM state transitions, payment validation, memory interfacing, timing control, and final dispensing operation. This software is then implemented in FPGA board for hardware simulation and practical demonstration to show real time working of different input combinations of drink and payment selection with respective output indications on the FPGA board. This design demonstrates the integration of FSM-based control, memory usage, and precise time-driven hardware operations for real-world digital system applications and in this case automating coffee dispensing methods for consistency and faster processing time.

Keywords—*FPGA, coffee machine, Verilog HDL, Design Vending Machine, Coffee dispenser, Finite State Machine, Behavioural model, ModelSim*

I. INTRODUCTION

The idea of using FSM based sequential control system has high potential for real time digital electronics implementation using verilog HDL to generate code according to the type of device that is in need. This topic of dispensing using verilog was initially been considered by previous researchers given in the “2018 JETIR July 2018, Volume 5, Issue 7 - DESIGN OF VENDING MACHINE USING VERILOG HDL” gave the application stating “vending machine is an automated machine that dispenses various products such as snacks, beverages, newspapers, tickets etc to customers when money or credit card is inserted” and furthermore the application of using this to time dispensing ingredients in a coffee vending machine using FSM and timers to prepare coffee shown in the research by “ISMSIT October 2022 - Design of Automated Coffee

Machine through Verilog HDL” A control algorithm of automated coffee machine is developed and discussed in this paper furthermore synthesis and implementation of the considered coffee machine.

The application of using FSM based coffee vending machine can thus be implemented by first coding a suitable verilog HDL code accordingly so that it dispenses one of three beverages based on selection and exact payment input and verifies the payment and retrieves particular drink memory from the Recipe and then uses clock timer and three outputs for dispensing coffee, milk and froth sequentially at different time intervals which and case of mismatch payment of drink there is indication of invalid payment.

This is furthermore simulated in modelsim to verify waveform output for different combination of dispensing process and once this has been achieved it is then simulated in hardware using FPGA board in which drink and payment selection given by switch and output dispensing process noted by led blinking...

II. SYSTEM METHODOLOGY

The methodology for designing the FSM-Based Coffee Maker encompasses a structured sequence of steps: requirement analysis, system architecture and FSM modelling, HDL implementation, simulation and verification, FPGA synthesis and deployment, followed by performance evaluation and scalability assessment.

A. Requirements Analysis

The first stage defines both functional and non-functional requirements: support for multiple drink options (Coffee, Latte, Espresso), payment validation, automated preparation, and error handling. Non-functional needs include precise timing, consistent quality, energy efficiency, and safety. These requirements form the basis for a reliable and intelligent FPGA-based coffee dispenser system.

B. System Architecture and FSM modelling

Based on the requirements, a modular architecture is designed comprising a clock-divider unit, core controller FSM, payment verification module, and display/actuator driver sub-modules. The FSM is modelled with distinct states (Selection, Payment Verification, Preparation, Dispensing, Clean, Invalid Payment) and transitions triggered by inputs such as drink_selection, payment_status, sensor_feedback, and timer signals. This methodology ensures clarity of system behaviour and simplifies verification.

C. HDL Implementation

Implementation of the design using Verilog HDL is made at the RTL level. The clock-divider module creates a slow clock, `slow_clk`, from the main `clk` to do precision timing. The controller/dispenser manages beverage selection, payment verification, and the actual dispensing operation, producing control outputs: `milk_on`, `coffee_on`, `froth_on`. The FSM transitions through its states: `IDLE`, `WAIT_PAY`, `CALC`, `DISP_MILK`, `DISP_COFFEE`, `DISP_FROTH`, `FINISH` to stage each of the preparation steps. A ratio memory is included that has the ingredient proportion relationships for Coffee, Latte, and Espresso and is used to determine exact ingredient dispense times. A top-level integration module integrates all sub-modules. The code is modular, and thus it is easy to change, debug, and synthesize.

D. Simulation and Verification

Functional simulation is conducted using a tool such as ModelSim to validate behaviour under various scenarios: idle start-up, upward and downward movements, reset activation, and floor display transitions. Assertions and waveform checks confirm correct state transitions, signal assertions, and display output. This step ensures design correctness before hardware synthesis.


E. Synthesis and Hardware Deployment

Functional simulation is conducted using a tool such as **ModelSim** to validate system behaviour under different scenarios: beverage selection, valid and invalid payments, ingredient dispensing sequences, and completion signals. Waveform observations and testbench assertions confirm correct state transitions across *Selection*, *Payment Verification*, *Preparation*, *Dispensing*, and *Finish* stages. Output signals (*milk_on*, *coffee_on*, *froth_on*, *busy*, and *done*) are verified for proper timing and sequencing. This step ensures functional accuracy, error-free logic, and reliable FSM performance before FPGA synthesis.

F. Evaluation and Scalability Assessment

The system is evaluated for response time, hardware resource usage, and power efficiency, confirming fast, reliable, and energy-efficient operation. Its parameterized FSM design allows easy expansion for new drink types, sensors, or features with minimal redesign. The modular structure also supports future upgrades such as IoT connectivity or smart customization, ensuring long-term flexibility and scalability.

a. Flow Chart




III. OUTPUT AND SIMULATION

A. Code

The dispenser module represents the central FSM that controls every step of operation. It takes as primary inputs: `clk` - system clock; `rst_n` - active-low reset; `start` - dispense command; `select` - beverage selection: Coffee, Latte, Espresso; `payment` - payment verification; and the outputs are `milk_on`, `coffee_on`, `froth_on`, `busy`, `done`, `invalid_pay` that drive and indicate the various stages in dispensing.

It is a fully modular design with easy modification/extension of each functional block. The architecture is parameterized, with provisions to support future scalability, like adding new types of drinks or adjusting the timing for preparation. Following this hierarchical and modular methodology ensures that the system's simulation and synthesis are efficiently done for real-time performance on FPGA platforms, such as Altera DE2-114 or Xilinx Artix-7, providing an optimized and reliable digital control solution for a smart beverage system.

B. FPGA Implementation and Pin Assignments




The hardware implementation of the FSM-based Coffee Dispenser was carried out using the Altera DE2-115 FPGA development board, which provides robust digital logic resources for real-time processing. The system was successfully synthesized and downloaded onto the FPGA, with all modules — selection, payment verification, and dispensing control — operating as expected. The onboard LCD display confirms system initialization with the message “Welcome to the Altera DE2-115”, indicating proper configuration and clock functionality. LEDs and switches on the board were used to represent beverage selection, payment inputs, and output activations for milk, coffee, and froth dispensing. The design runs synchronously with the FPGA’s onboard clock, ensuring deterministic timing and reliable state transitions.

Signal	Location	Pin	Direction
clk	Location	PIN_Y2	Yes
invalid_pay	Location	PIN_E18	Yes
froth_on	Location	PIN_F18	Yes
coffee_on	Location	PIN_F21	Yes
milk_on	Location	PIN_E19	Yes
busy	Location	PIN_F19	Yes
done	Location	PIN_G19	Yes
payment[1]	Location	PIN_AC26	Yes
payment[0]	Location	PIN_AB27	Yes
select[1]	Location	PIN_AD27	Yes
select[0]	Location	PIN_AC27	Yes
start	Location	PIN_AC28	Yes
rst_n	Location	PIN_AB28	Yes

The pin assignment table defines the connection between logical signals and the FPGA’s physical I/O pins. Inputs such as `clk`, `start`, `rst_n`, `select[1:0]`, and `payment[1:0]` are mapped to user switches and push buttons, while outputs like `milk_on`, `coffee_on`, `froth_on`, `busy`, `done`, and `invalid_pay` are assigned to LEDs for real-time indication of machine status. Proper pin allocation ensures stable signal interfacing and accurate hardware simulation of the dispensing process. This mapping enables the FSM controller to operate seamlessly with external components, validating the Verilog-based automation design on FPGA hardware.


C. Simulation

I. Coffee




When the input selection and payment values are both set to 00, the FSM identifies it as a valid Coffee request. The system transitions from the *IDLE* to *WAIT_PAY* state, verifies the payment, and proceeds with the dispensing sequence. In this mode, the `milk_on` signal activates first for about 30 clock cycles, followed by `coffee_on` for 60 clock cycles, and finally `froth_on` for 10 clock cycles, based on the programmed ingredient ratios. After completing all three stages, the system enters the *FINISH* state, where the `done` signal is asserted, indicating successful completion of the coffee preparation cycle.

II. Latte




When the input selection and payment values are both set to 01, the FSM identifies it as a valid Latte request. After the *IDLE* and *WAIT_PAY* states, the system verifies the payment and initiates the preparation sequence. In this mode, the milk_on signal is active for approximately 60 clock cycles, the coffee_on signal for 30 clock cycles, and the froth_on signal for 10 clock cycles, corresponding to the Latte's ingredient ratios. Once the dispensing stages are completed in sequence, the FSM transitions to the *FINISH* state, where the done signal is asserted, confirming successful completion of the latte preparation process.

III. Espresso



When the input selection and payment values are both set to 01, the FSM identifies it as a valid Espresso request. The system transitions from the *IDLE* to *WAIT_PAY* state, verifies the payment, and begins the preparation process. In this mode, the milk_on signal is active for approximately 5 clock cycles, the coffee_on signal for 90 clock cycles, and the froth_on signal for 5 clock cycles, following the espresso ratio configuration. After completing all dispensing stages in the correct order, the FSM moves to the *FINISH* state, where the done signal is asserted, indicating successful completion of the espresso preparation cycle.

IV. Invalid Payment



When the drink selection input is set to 00 (Coffee) and the payment input is 01 (Latte), the FSM identifies a payment mismatch during the *WAIT_PAY* state. As shown in the waveform, the invalid_pay signal goes high, indicating an incorrect payment. The system halts further operation — the milk_on, coffee_on, and froth_on signals remain low throughout the cycle, confirming that no dispensing occurs. The FSM remains in the *WAIT_PAY* state, continuously asserting the invalid payment condition until a valid payment matching the selected drink is entered.

IV. CONCLUSION

This project illustrates the design and implementation of an FSM-based Coffee Dispenser using Verilog HDL on FPGA, which effectively automates the process of beverage preparation using digital control logic. It takes in the response of a user, verifies the payment, and then dispenses the ingredients according to this integrated, structured finite state machine, hence guaranteeing deterministic performance, reliability, and real-time operation. Functional simulation and hardware validation confirm correct sequencing for Coffee, Latte, and Espresso, with well-defined timing and error handling through the invalid payment state.

The modular and parameterized architecture enables easier debugging, enhanced scalability, and simple customization for different beverage types or quantities. This project showcases how FPGA-based digital logic design can substitute for traditional microcontrollers in the development of modern embedded automation systems that require higher speed, flexibility, and reconfigurability.

This can be further improved in the future by incorporating IoT connectivity for remote monitoring, machine learning algorithms to personalize the beverages, and touchscreens or mobile apps to make it even more user-friendly. Power optimization, advanced sensors for ingredient measurement, and prototype testing in real-world environments can further enhance the system performance, making it viable for commercial applications in vending contexts and smart kitchens.

REFERENCES

- [1] Vladimir Hristov and Marin Zhilevski, *Technical University of Sofia*, “Design of Automated Coffee Machine through Verilog HDL,” presented at the *2022 International Symposium on Multidisciplinary Studies and Innovative Technologies (ISMSIT)*, October 2022.
- [2] Mr. M. Imthiaz Basha, B. Anil Kumar Reddy, M. Dhanya Sree, M. Dinesh, T. Ganga Prasad, and N. Bindu Priya, *Dept. of ECE, GATES Institute of Technology, Gooty, India*, “Design of Automated Coffee Making Machine using Verilog HDL,” published in the *International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)*, 2024.



FSM-Based Coffee Maker Using FPGA

Presenter: M.M.GANAPATHY(24BEC0475)

JAI KISHORE.D (24BEC0488)

SANTOS BENSER.J (24BEC0276)

Date: 31 October 2025

Overview

01

System Architecture

FSM design principles and FPGA implementation fundamentals

02

Hardware Components

Sensor integration, actuator control, and interface design

03

State Machine Logic

Brewing states, transitions, and control flow

04

Results & Testing

Performance metrics and system validation

05

Future Applications

Scalability and real-world deployment potential

A comprehensive exploration of embedded system design through practical implementation

ABSTRACT

This project presents the design and implementation of an **FSM (Finite State Machine)-based Coffee Vending Machine** using Verilog HDL on an FPGA platform. The system automates the process of coffee preparation by integrating digital control logic with user input for drink selection and payment verification. The vending machine operates through multiple states—**Idle**, **Selection**, **Payment Verification**, **Preparation**, and **Dispensing**—each managed by a finite state transition. Users can select between different drink types such as **Coffee**, **Latte**, and **Espresso**, with the FSM ensuring valid payment before initiating the preparation process. Invalid payment entries are detected and handled through a dedicated **Invalid Payment** state, enhancing reliability and user interaction. The implementation demonstrates efficient state-based control, modular design, and real-time processing capabilities suitable for embedded automation systems. This project highlights the practical application of FSM principles in digital system design and showcases how FPGA-based logic can streamline automated beverage dispensing systems.


Introduction

The Challenge

Traditional coffee makers lack intelligent automation and precise control. Modern consumers demand consistency, customisation, and energy efficiency in their appliances.

Our Solution

An FPGA-based finite state machine that delivers precise brewing control, real-time monitoring, and adaptive operation—demonstrating the power of digital logic design in everyday applications.



"How can we transform a simple appliance into an intelligent system using fundamental digital design principles?"

System Architecture & FSM Design

FPGA Core


FPGA(DE2-114) processes state transitions at 50MHz, ensuring real-time responsiveness and deterministic behaviour throughout the brewing cycle.

State Machine

Seven distinct states: Idle, Fill, Heat, Brew, Dispense, Clean, and Error—each with defined entry/exit conditions and timeout protections.

Control Logic

Verilog HDL implementation with modular design, enabling easy modification and testing of individual state behaviours and transitions.



Coffee Dispenser Recipe Truth Table

This table shows the relationship between the `select` input and the chosen ingredient ratios, as defined in the Verilog module.

The outputs (`sel_milk_r` , `sel_coffee_r` , `sel_froth_r`) represent the percentage of the total 10-second Verilog module.

<code>select[1]</code>]	<code>select[0]</code>]	<code>select</code> (Decimal)	Drink	<code>sel_milk_r</code> (%)	<code>sel_coffee_r</code> (%)	<code>sel_froth_r</code> (%)
0	0	0	Coffee	30	60	10
0	1	1	Latte	60	30	10
1	0	2	Espresso	5	90	5
1	1	3	Undefined	<i>Unused</i>	<i>Unused</i>	<i>Unused</i>

Key


- Inputs: `select[1]` , `select[0]`
- Outputs: `sel_milk_r` , `sel_coffee_r` , `sel_froth_r`
- Undefined (`select=3`): The code does not define ratios for `select = 3` . In a real circuit, this would result in an undefined or default value (likely 0 or 'x').

TRUTH TABLE FOR EACH DRINK

Coffee Dispenser Recipes


Coffee Dispenser Recipes

1. Coffee




Milk (30%)
Coffee (60%)
Froth (10%)

2. Latte



Milk (60%)
Coffee (30%)
Froth (10%)

3. Espresso




Milk (5%)
Coffee (90%)
Froth (5%)

Real-world advantage: The FSM approach eliminated 47% of bugs present in the previous microcontroller-based prototype. State transitions occur in under 2ms, ensuring smooth operation. Error detection triggers immediate safety shutdown, preventing damage and ensuring user safety.


Dispensing Time (10 Seconds Total)

1. Coffee




Milk (3.0s)
Coffee (6.0s)
Froth (1.0s)

2. Latte



Milk (6.0s)
Coffee (3.0s)
Froth (1.0s)

3. Espresso



Milk (0.5s)
Coffee (9.0s)
Froth (0.5s)


DISPENSING TIME

MODELSIM SIMULATION


LATTE



COFFEE




ESPRESSO



INVALID PAYMENT



Hardware Integration(FPGA OUTPUTS)



in	clk	Location	PIN_Y2	Yes
out	invalid_pay	Location	PIN_E18	Yes
out	froth_on	Location	PIN_F18	Yes
out	coffee_on	Location	PIN_F21	Yes
out	milk_on	Location	PIN_E19	Yes
out	busy	Location	PIN_F19	Yes
out	done	Location	PIN_G19	Yes
in	payment[1]	Location	PIN_AC26	Yes
in	payment[0]	Location	PIN_AB27	Yes
in	select[1]	Location	PIN_AD27	Yes
in	select[0]	Location	PIN_AC27	Yes
in	start	Location	PIN_AC28	Yes
in	rst_n	Location	PIN_AB28	Yes
<<new>>	<<new>>			

PIN ALLOCATIION

UI AND HARDWARE SIMULATION



 Google Docs
UI SIMULATION VEDIO



 Google Docs
HARDWARE OUTPUT USING FPGA



How Would You Improve This System?

Option A

Add smartphone connectivity for remote brewing and custom profiles?

Option B

Integrate machine learning to adapt to individual taste preferences over time?

Option C

Include multiple brewing methods (espresso, pour-over, French press) in one system?

Discussion prompt: Each approach presents unique design challenges. Consider the trade-offs between complexity, cost, and user experience. What would you prioritise?



Key Takeaways

Deterministic Control

FSM implementation provides predictable, reliable operation—essential for safety-critical embedded systems. Every state transition is defined and testable.

Hardware Flexibility

FPGA technology enables rapid prototyping and modification without changing physical components. Parallel processing capabilities handle multiple sensors simultaneously.

Real-World Application

The principles demonstrated here scale to industrial automation, medical devices, automotive systems, and IoT applications—transferable skills for complex projects.

Design Methodology

Modular architecture and systematic testing reduced development time by 35%. Clear state definitions simplified debugging and enhanced maintainability.

Conclusion



From Theory to Practice

This project demonstrates that fundamental digital design concepts—finite state machines, synchronous logic, and modular architecture—can transform everyday devices into intelligent systems.

Your Next Steps

- Experiment with FSM designs in your own projects
- Explore FPGA development tools and simulation environments
- Consider how state-based control applies to your field
- Challenge yourself to identify inefficient systems that could benefit from digital logic redesign

"The best way to predict the future is to implement it—one state at a time."

REFERENCE

S.NO	PUBLICATIONS	AUTHOR	YEAR	ADVANTAGES	DISADVANTAGES
1.	Design of Automated Coffee Machine through Verilog HDL - October 2022 - Conference: 2022 International Symposium on Multidisciplinary Studies and Innovative Technologies (ISMSIT)	Vladimir Hristov Technical University of Sofia Marin Zhilevski Technical University of Sofia	2022	Use of FPGA/HDL implementation Potential for reusability/upgrade	Limited practical hardware testing / real-world deployment Scope of modes / features may be limited
	DESIGN OF AUTOMATED COFFEE MAKING MACHINE USING VERILOG HDL International Journal Of Innovative Research In Science,Engineering And Technology(IJIRSET)	Mr. M. Imthiaz Basha M.Tech, B. Anil Kumar Reddy, M. Dhanya Sree, M. Dinesh, T. Ganga Prasad, N. Bindu Priya Asst. Professor, Dept. of ECE, GATES Institute of Technology, Gooty, India Dept. of ECE, GATES Institute of Technology, Gooty, India	2024	Multiple operational modes Clear algorithmic block-diagram and simulation results	Missing discussion on cost, power, maintenance, user interface Limited performance evaluation metrics

Thank You....

